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Abstract—FPGA vendors have recently started focusing on
OpenCL for FPGAs because of its ability to leverage the paral-
lelism inherent to heterogeneous computing platforms. OpenCL
allows programs running on a host computer to launch accel-
erator kernels which can be compiled at run-time for a specific
architecture, thus enabling portability. However, the prohibitive
compilation times (specifically the FPGA place and route times)
are a major stumbling block when using OpenCL tools from
FPGA vendors. The long compilation times mean that the
tools cannot effectively use just-in-time (JIT) compilation or
runtime performance scaling. Coarse-grained overlays represent
a possible solution by virtue of their coarse granularity and
fast compilation. In this paper, we present a methodology for
run-time compilation of OpenCL kernels to a DSP block based
coarse-grained overlay, rather than directly to the fine-grained
FPGA fabric. The proposed methodology allows JIT compilation
and on-demand resource-aware kernel replication to better utilize
available overlay resources, raising the abstraction level while
reducing compile times significantly. We further demonstrate
that this approach can even be used for run-time compilation
of OpenCL kernels on the ARM processor of the embedded
heterogeneous Zynq device.
I. INTRODUCTION
The open computing language (OpenCL) has become an
industry standard for parallel programming on a range of
heterogeneous platforms including CPUs, GPUs, FPGAs, and
other accelerators. OpenCL also has the benefit of being
portable across architectures without changes to algorithm
source code [1]. In OpenCL, parallelism is explicitly specified
by the programmer, and compilers can use system information
at runtime to scale the performance of the application by
executing multiple replicated copies of the application kernel
in hardware [2]. That is, while OpenCL supports both online
and offline compilation, application kernels in OpenCL are
intended to be compiled at run-time [3], so that applications
are more portable across various platforms. This online compi-
lation of kernels is referred to as just-in-time (JIT) compilation.
FPGA vendors have recently released OpenCL based tools
(Altera OpenCL and Xilinx SDAccel) to bridge the gap
between the expressiveness of sequential programming lan-
guages and the parallel capabilities of the FPGA hardware [4].
One reason for this is the introduction of more capable
heterogeneous system on chip (SoC) platforms/hybrid FPGAs
which tightly couple general purpose processors with high
performance FPGA fabrics [5] and provide a more energy
efficient alternative to high performance CPUs and/or GPUs
within the tight power budget required by high performance
embedded systems. Hence techniques for mapping OpenCL
kernels to FPGA hardware have attracted both academic and
industrial attention in the last few years [6], [7], [8].
The design process on FPGAs is somewhat different to that
of CPU or GPU based accelerators. Providing OpenCL/high
level synthesis (HLS) support for FPGA platforms has helped
simplify accelerator design by raising the programming ab-
straction above RTL. This has allowed accelerator function-
ality to be described at a higher level to reduce developer
effort, enable design portability and enable rapid design space
exploration, thus improving productivity, verifiability, and flex-
ibility. However, this is just one part of the FPGA design
process, and unfortunately, the compilation time for FPGAs
is extremely long (hours rather than seconds), limiting the
FPGA to fixed off-line accelerator implementations, similar
to using pre-compiled kernel binaries on GPUs. This can be
a significant liability for software developers who are accus-
tomed to rapid compile times, with a fast turnaround allowing
more efficient testing and tuning of accelerator kernels. It also
prevents FPGAs from taking advantage of JIT compilation
and dynamic performance scaling using kernel replication [2]
when additional resource becomes available. Thus, on FPGA,
design iterations are extremely slow, and as the FPGA devices
grow in size, and designs occupy larger areas, this problem
will continue to worsen, making JIT compilation on FPGA
unlikely.
Coarse-grained overlay architectures built on top of the
FPGA have emerged as a possible solution to this chal-
lenge [9], [10], [11], [12], thereby offering a simpler tar-
get architecture for the compilation flow, resulting in fast
compilation, but at the cost of sometimes significant area
and performance overheads. Recent research in this area has
demonstrated ways in which more efficient overlays can be
built [13], [14], [15]. These overlays, coupled with high-level
design methods, could address both the design and compilation
aspects of the design productivity gap.
In this paper, we first present a methodology for JIT (run-
time) compilation of OpenCL kernels targeting an efficient
coarse-grained overlay, rather than directly to the FPGA fabric.
We use a custom automated mapping flow based around the
LLVM front-end to provide a rapid, vendor independent, map-
ping to the overlay. The methodology benefits from the high
level of abstraction afforded by using the OpenCL program-
ming model, while the mapping to the overlay significantly
reduces the compilation and load times. Next, we present
a comparison of place and route (PAR) times using vendor
tools targeting traditional fine-grained architecture and the
proposed overlay approach for a set of benchmarks. Finally, we
demonstrate run-time performance scaling using the concept of
on-demand resource-aware OpenCL kernel replication running
entirely on the embedded processor in the Xilinx Zynq.
II. MOTIVATION AND RELATED WORK
Most vendor OpenCL tools simply generate intermediate
RTL that must still be mapped through the FPGA backend
Copyright held by the owner/author(s). Presented at
3rd International Workshop on Overlay Architectures for FPGAs (OLAF2017)
Monterey, CA, USA, Feb. 22, 2017.
7
ar
X
iv
:1
70
5.
02
73
0v
1 
 [c
s.A
R]
  8
 M
ay
 20
17
3rd International Workshop on Overlay Architectures for FPGAs (OLAF2017)
flow. Unfortunately, the size and fine granularity of modern
FPGA fabrics means that PAR times are very long, thereby
preventing runtime compilation of OpenCL kernels. PAR times
for coarse-grained architectures, such as coarse-grained recon-
figurable arrays (CGRAs), are significantly reduced. However,
CGRAs implemented as ASIC devices [16], [17], [18] have
not been successful because functional units (FUs) are often
too application specific to be efficient and useful for a wide
enough range of applications [17]. In contrast, coarse-grained
reconfigurable architectures implemented on top of commer-
cial FPGAs can be easily tuned to a particular application,
allowing the FU and interconnect to be adapted according
to application requirements [19]. Unfortunately, many of the
overlay designs proposed in the literature do not consider the
FPGA architecture to a significant extent, and as a result,
suffer from significant area and performance overheads. An
efficient overlay architecture, built around the capabilities of
the architecture, coupled with a high level design approach,
such as OpenCL, would tackle the two key issues in design
productivity.
OpenCL targeting the TILT overlay [20] was suggested as
an alternative to the Altera OpenCL tool (which generates a
heavily pipelined, spatial design which maximizes throughput
at the cost of significant resource usage) when a lower through-
put is adequate. TILT uses a weaker form of application
customization by varying the mix of pre-configured standard
FUs and optionally generating application-dependent custom
units. However, as each application requires that the TILT
overlay be recompiled, a hardware context switch (referred to
as a kernel update in the paper) takes on average 38 seconds.
Additionally, the Altera OpenCL HLS implementation of the
benchmark application was 2× more efficient in terms of
throughput per unit area.
In [21], the authors used overlays having one dedicated
functional unit for each OpenCL kernel operation. Five dif-
ferent relatively small sized overlays (2 floating point and
3 fixed point) were designed, each specialized for a spe-
cific set of kernels, and implemented on a Xilinx Virtex-6
FPGA (XC6VCX130T) running at frequencies ranging from
196 MHz to 256 MHz. When the overlay residing on the FPGA
fabric did not support a kernel, it was proposed to reconfigure
the FPGA fabric at runtime with a different overlay which
supported the new kernel. This was needed because different
applications require different sized overlays, with an overlay
large enough to satisfy the resource requirements of the largest
kernel being heavily underutilized when a small kernel is
mapped to the overlay.
In our work, instead of compiling OpenCL kernels onto rela-
tively small kernel set-specific overlays, we compile replicated
instances of kernels onto a large overlay to achieve effective
utilization of resources. The size of the overlay on the fabric
depends on the available resources after any other logic is
mapped. In the case where there is minimal, or no, requirement
for other logic we can completely fill the fabric with the
largest possible overlay. Hence, the overlays we consider can
have different sizes and FU types, with this information being
exposed by the OpenCL runtime to the compiler, which can
then perform on-demand resource-aware kernel replication to
effectively utilize the available overlay resources.
Additionally, in the context of software/hardware systems
on hybrid FPGAs, the reconfiguration time required to load
a hardware accelerator onto the FPGA, and not just the
compile time, is also a significant factor in exploiting the
acceleration benefits and the virtualization feature of the FPGA
hardware [22], [23]. Hence, the fast configuration afforded
by overlays is important in such systems where software and
hardware execution is tightly coupled. Furthermore, overlays
offer the benefit of portability, whereby the same application
can be loaded onto identical overlays on different physical
devices without re-compilation. That is, overlays offer the
potential to support FPGA usage models where programmabil-
ity, abstraction, resource sharing, fast compilation, and design
productivity are critical issues.
III. COMPILING KERNELS TO THE OVERLAY
The overlay we use in this paper to demonstrate the
compilation flow is a spatially configured array of functional
units interconnected using a programmable interconnect ar-
chitecture, as described in [13], [14]. The programmable FU
executes arithmetic operations and data is transferred over
a dedicated, but programmable, point-to-point link between
the FUs. That is, both the FU and the interconnect are
unchanged while a compute kernel executes. This results in
a fully pipelined, throughput oriented programmable datapath
executing one kernel iteration per clock cycle, thus having
an initiation interval (II) between kernel data packets of one.
This is different from many of the CGRAs in the literature
which are time-multiplexed [24], [18], where individual FUs
have their own set of instructions and memory, and have an
II greater than one.
The programmability of spatially-configured overlays comes
at the cost of area and performance overheads, which are
magnified if the overlay is designed without consideration
for the underlying FPGA architecture. The overlay we use
in this paper consists of a traditional island-style topology,
arranged as a virtual homogeneous two-dimensional array of
tiles, where each tile consists of routing resources (one switch
box and 2 connection boxes) and a DSP Block based FU,
as shown in Fig. 1. Using DSP blocks in the FU with deep
pipelining results in a high throughput and improved area
efficiency [13], [14]. Configurable shift registers are placed at
each DSP input for balancing pipeline latencies. When mapped
to a Xilinx Zynq XC7Z020 device, an overlay with two DSPs
per FU can provide a peak throughput of 115 GOPS [14]
(throughputs of up to 912 GOPS have been reported when
mapped to a more capable Virtex 7 device [14]). Additional
details on the overlay architecture are available in [13], [14].
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Fig. 1: Overlay architecture [13], [14].
The overlay design and implementation still requires the
conventional hardware design flow using vendor tools. How-
ever, this process is done offline only once, and so does not
impact the kernel implementation of an application. This is
different from some of the other overlays which require the
overlay itself to be adapted to the kernel being mapped, and
hence lose the benefit of fast compilation [24].
Instead of compiling high level application kernels to RTL
and then generating a bitstream using the vendor tools, we
have developed our own automated mapping flow to provide
a rapid, vendor independent, mapping to the overlay. The
mapping process comprises LLVM Intermediate Representa-
tion (IR) generation for an OpenCL kernel using Clang, IR
optimization using LLVM optimization passes, DFG extraction
from the IR, mapping of the DFG nodes onto the overlay
FUs, VPR compatible FU netlist generation, placement and
routing of the FU netlist onto the overlay, latency balancing
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and finally, configuration generation. The automated overlay
mapping flow is shown in Fig. 2 and is described in detail
below by demonstrating the step by step process of compiling
a simple example OpenCL kernel.
OpenCL Description of Compute Kernel
Intermediate Representation (IR) generation
FU-aware DFG Transformation
Resource-aware FU Netlist Generation
Placement and Routing
Latency Balancing and 
Configuration Generation
Overlay Information 
exposed by OpenCL runtime
Overlay
SoPC Platform
DFG Extraction
Embedded 
Processor
Fig. 2: Automated mapping flow.
TABLE I: Compute Kernel Code Descriptions
(a) OpenCL Description of the Kernel
__kernel void example_kernel(__global int *A, __global int *B)
{
int idx = get_global_id(0);
int x = A[idx];
B[idx] = (x*(x*(16*x*x-20)*x+5)) ;
}
(b) Intermediate Representation (IR) of the Kernel
%0:
%1 = alloca i32*, align 4
%2 = alloca i32*, align 4
%idx = alloca i32, align 4
%x = alloca i32, align 4
store i32* %A, i32** %1, align 4
store i32* %B, i32** %2, align 4
%3 = call i32 bitcast (i32 (...)* @get_global_id to i32 (i32)*)(i32 0)
store i32 %3, i32* %idx, align 4
%4 = load i32* %idx, align 4
%5 = load i32** %1, align 4
%6 = getelementptr inbounds i32* %5, i32 %4
%7 = load i32* %6
store i32 %7, i32* %x, align 4
%8 = load i32* %x, align 4
%9 = load i32* %x, align 4
%10 = load i32* %x, align 4
%11 = mul nsw i32 16, %10
%12 = load i32* %x, align 4
%13 = mul nsw i32 %11, %12
%14 = sub nsw i32 %13, 20
%15 = mul nsw i32 %9, %14
%16 = load i32* %x, align 4
%17 = mul nsw i32 %15, %16
%18 = add nsw i32 %17, 5
%19 = mul nsw i32 %8, %18
%20 = load i32* %idx, align 4
%21 = load i32** %2, align 4
%22 = getelementptr inbounds i32* %21, i32 %20
store i32 %19, i32* %22
ret void
(c) Optimized IR of the Kernel
%0:
%1 = call i32 bitcast (i32 (...)* @get_global_id to i32 (i32)*)(i32 0)
%2 = getelementptr inbounds i32* %A, i32 %1
%3 = load i32* %2
%4 = mul nsw i32 16, %3
%5 = mul nsw i32 %4, %3
%6 = sub nsw i32 %5, 20
%7 = mul nsw i32 %3, %6
%8 = mul nsw i32 %7, %3
%9 = add nsw i32 %8, 5
%10 = mul nsw i32 %3, %9
%11 = getelementptr inbounds i32* %B, i32 %1
store i32 %10, i32* %11
ret void
TABLE II: Compute Kernel DFG Descriptions
(a) DFG Description of the Kernel
digraph example_kernel {
N8 [ntype="operation", label="add_Imm_5_N8"];
N9 [ntype="outvar", label="O0_N9"];
N1 [ntype="invar", label="I0_N1"];
N2 [ntype="operation", label="mul_N2"];
N3 [ntype="operation", label="mul_N3"];
N4 [ntype="operation", label="mul_Imm_16_N4"];
N5 [ntype="operation", label="mul_N5"];
N6 [ntype="operation", label="mul_N6"];
N7 [ntype="operation", label="sub_Imm_20_N7"];
N8 -> N2;
N1 -> N5;
N1 -> N6;
N1 -> N2;
N1 -> N3;
N1 -> N4;
N2 -> N9;
N3 -> N6;
N4 -> N5;
N5 -> N7;
N6 -> N8;
N7 -> N3;
}
(b) FU-aware DFG Description of the Kernel
digraph example_kernel {
N7 [ntype="outvar", label="O0_N7"];
N1 [ntype="invar", label="I0_N1"];
N2 [ntype="operation", label="mul_N2"];
N3 [ntype="operation", label="mul_N3"];
N4 [ntype="operation", label="mul_Imm_16_N4"];
N5 [ntype="operation", label="mul_sub_Imm_20_N5"];
N6 [ntype="operation", label="mul_add_Imm_5_N6"];
N1 -> N5;
N1 -> N6;
N1 -> N2;
N1 -> N3;
N1 -> N4;
N2 -> N7;
N3 -> N6;
N4 -> N5;
N5 -> N3;
N6 -> N2;
}
A. DFG extraction from a kernel description
To support OpenCL, we use LLVM, which can extract a
DFG from an OpenCL description using the following steps:
1) IR generation from an OpenCL kernel: Given the simple
OpenCL kernel shown in Table I(a), the LLVM compiler front-
end (Clang), along with the LLVM disassembler, generates IR,
as in Table I(b). LLVM optimization passes are then used to
generate an optimized LLVM IR, as in Table I(c).
2) DFG extraction from the optimized IR: Starting with an
optimized IR description of the compute kernel, our IR parser
transforms this to a DFG description, given in Table II(a). The
DFG consists of nodes that represent operations and edges that
represent the flow of data between operations. A node executes
in a pipelined manner, performs its operation and produces an
output only when all of its inputs are ready, as per the dataflow
model of computation. Fig. 3(a) shows the representation of
the example DFG described by Table II(a).
B. DFG to FU-aware DFG transformation
In this step, the DFG description is parsed and translated
into an FU-aware DFG, as shown in Fig. 3(b). This involves
merging nodes that can be combined into a single FU, based
on the capabilities of the DSP block primitive. For example,
we can use the DSP block’s multiply-subtract and multiply-
add capabilities to collapse the N5–N7 and N6–N8 nodes in
Fig. 3(a) into the N5 and N6 nodes of Fig. 3(b), respectively.
As a result, the FU aware mapping requires only 5 FUs instead
of the 7 that would be required if each node were mapped to
a single FU, as occurs in many other overlays. This results in
the FU-aware DFG shown in Fig. 3(b).
Furthermore, FUs can be made more complex by incorporat-
ing multiple DSP blocks to better balance resource usage [14].
For example using two DSP blocks within an FU, N4 and N5
can be combined together and similarly N3 and N6 can be
9
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add Imm 5 N8
O0 N9
I0 N1
mul N2
mul N3
mul Imm 16 N4
mul N5
mul N6
sub Imm 20 N7
(a) DFG extracted
from Kernel
O0 N7
I0 N1
mul N2
mul N3
mul Imm 16 N4
mul sub Imm 20 N5
mul add Imm 5 N6
(b) FU-aware DFG
where FU consists of
one DSP block
(c) FU-aware DFG placed and
routed on 5x5 overlay
O0 N7
I0 N1
mul N2
mul N3,
mul add Imm 5 N6
mul Imm 16 N4,
mul sub Imm 20 N5
(d) FU-aware DFG
where FU consists of
two DSP blocks
(e) FU-aware DFG placed and
routed on 5x5 overlay
Fig. 3: FU aware mapping, placement and routing on overlay.
combined together, resulting in another FU-aware graph as
shown in Fig. 3(d).
C. Resource-aware FU netlist generation
The FU-aware DFG for the kernel is replicated the appropri-
ate number of times to fit the available resources as exposed by
the OpenCL runtime. This replicated DFG is used to generate
the FU netlist in VPR netlist format. The replication factor
used in this example is one, which means just one copy of the
kernel would be mapped onto the overlay.
D. Placement and routing of the FU Netlist
VPR is then used to map DFG nodes onto the homogeneous
FUs and DFG edges to the overlay routing paths to connect the
mapped FUs. Thus, rather than map logic functions to LUTs
and single-bit wires to 1-bit channels, we map nodes in the
graph to FUs, and 16-bit wires to 16-bit channels. Fig. 3(c)
shows the DFG of Fig. 3(b) mapped on a 5×5 overlay using
the VPR place and route tool. Similarly, Fig. 3(e) shows the
DFG of Fig. 3(d) mapped on a 5×5 overlay (with two DSP
blocks per FU).
E. Latency Balancing
Correct functioning of the mapped compute kernel is en-
sured only if it is latency balanced, which means that all FU
inputs arrive at the same execution cycle. As a result, the FUs
have delay chains which must be configured to match these
input latencies. To determine the latency imbalance at each
node, we parse the PAR output files and generate an overlay
resource graph which is used to generate the configuration
data (including the delay configuration) for the overlay. This
information is loaded onto the overlay at runtime using the
OpenCL API.
IV. EXPERIMENTS
To demonstrate our on-demand OpenCL source-level com-
pilation infrastructure, we consider a lightweight heteroge-
neous computing system based on the Xilinx Zynq XC7Z020,
which consists of a dual-core ARM Cortex-A9 CPU, running
at 667 MHz with 512 MB of RAM, and an Artix-7 FPGA
fabric. The heterogeneous infrastructure, shown in Fig. 4,
includes the overlay in the programmable logic region of the
Zynq FPGA. The overlay size and FU type are exposed by the
OpenCL runtime to the compiler so that it can dynamically
replicate a suitable number of kernel copies to fully utilize the
available overlay resources. We deliberately do not consider
a fixed overlay size as there may be situations in which
other logic in the system consumes significant resources. In
that case, the overlay size can be changed and the fabric
reconfigured incorporating this additional logic and the new
appropriately sized overlay, without requiring any change to
the OpenCL source code. For example, in the case where
the other logic is large, leaving only minimal resources for
a small, say 2×2, overlay, this information can be exposed by
the OpenCL runtime to the compiler which can then choose
to map only a single copy of a kernel, as shown in Fig. 5(a).
In the case where the other logic is minimal and most of the
fabric resources can be used to map the overlay, we can fit an
8×8 overlay and the compiler can then choose to map multiple
copies of the kernel, in this case 16 copies of the Chebyshev
benchmark as shown in Fig. 5(g), limited only by the available
I/O. Figs. 5(b)–5(f) show the cases in between.
Memory 
Interfaces
ARM Dual 
Cortex - A9
Common 
Peripheral
s
Processing 
System
FPGA Fabric
High Speed AXI ports
Run-time Management System 
Overlay
AXI interconnect
Other 
Logic
Fig. 4: Overlay infrastructure, implemented on the Zynq,
consisting of an Overlay whose size and FU type can be
exposed by OpenCL runtime.
Clearly, different sized overlays have different performance
characteristics. Fig. 6 shows the effect of performance scaling
using kernel replication on overlays having different sizes. The
top (blue) curve shows the throughput in GOPS for replicated
copies of the Chebyshev kernel mapped to an overlay with two
DSP blocks per FU. A throughput of ≈ 35 GOPS, representing
30% of the peak overlay throughput, can be achieved using
an 8 × 8 overlay by replicating 16 kernel instances while a
single instance of the kernel provides a performance of 2.45
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(a) 1 kernel (b) 3 kernels (c) 5 kernels (d) 8 kernels (e) 12 kernels (f) 14 kernels (g) 16 kernels
Fig. 5: Performance scaling by the compiler using overlay size information provided by the OpenCL runtime.
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replication on different overlays
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Fig. 7: Comparison of PAR times (in seconds).
GOPS (representing 30% of the peak performance of a 2× 2
overlay). The bottom (red) curve shows the throughput in
GOPS for replicated copies of the Chebyshev kernel mapped
to an overlay with a single DSP block per FU. A throughput of
≈ 28 GOPS, representing 43% of the peak overlay throughput
of 65 GOPS, can be achieved using an 8 × 8 overlay by
replicating 12 kernel instances while a single instance of the
kernel achieves a performance of 2.66 GOPS (25% of the peak
performance of the 3×3 overlay). The main benefit of resource
aware replication of kernels at runtime is the possibility of
exploiting higher performance on a larger FPGA fabric without
changing the application source code.
The time taken to map these different accelerator kernels to
the FPGA is of major importance, and the traditional FPGA
flow is too time consuming to enable the on-demand kernel
replication, exploited with great success by GPUs, feasible. To
demonstrate the difference in the PAR times for our overlay
we compile a set of benchmarks described in OpenCL onto
the overlay (with two DSP blocks per FU) and measure the
PAR time. This is then compared to that of a traditional
FPGA implementation. In this experiment we consider three
different scenarios, with the results shown in Fig. 7. Here, the
number of replicated copies of the benchmark is shown in
brackets after the benchmark name. The first (blue) bar shows
the PAR time using Vivado 2014.2 running on a HP Z420
workstation with an Intel Xeon E5-1650 v2 CPU running at
3.5 GHz with 16 GB of RAM, targeting the Zynq FPGA fabric.
This is referred to as Vivado-x86. The second (green) bar,
referred to as Overlay-PAR-x86, shows the PAR time when the
proposed overlay-based approach is used. Here our customized
PAR tool flow is running on the same HP Z420 workstation
as previously, and represents the situation where an FPGA
accelerator card is installed into a workstation. The third (red)
bar, referred to as Overlay-PAR-Zynq, shows the PAR time
when the PAR tool is running on the Zedboard consisting of
a Zynq XC7Z020 device having a dual-core ARM Cortex-A9
CPU, running at 667 MHz with 512 MB of RAM. Xillinux-1.3
is used as an operating system running on the dual-core ARM
with Portable Computing Language (pocl) infrastructure [25]
installed.
For the set of 6 benchmarks, PAR takes on average 275 s,
0.22 s, and 0.88 s, for Vivado-x86, Overlay-PAR-x86, and
Overlay-PAR-Zynq, respectively. This represents a speed-up
in the workstation-based PAR process targeting the overlay
of approximately 1250×, compared to that of Vivado. When
using the Zynq ARM processor, the PAR process targeting the
overlay is still in excess of 300× faster.
While it is fairly obvious that a coarse-grained overlay
will perform better than a fine-grained FPGA in terms of
accelerator mapping speed, overlays do come with a significant
resource and performance overhead. In an attempt to better
quantify these overheads in relation to the use of OpenCL
for on-demand source level compilation to the FPGA based
overlay, we examine the performance metrics for the same six
replicated benchmarks from Fig. 7. These are mapped to an
8×8 overlay with two DSPs per FU using our tool chain,
and directly to the FPGA fabric using Vivado 2014.2. We
examine the PAR time, the accelerator maximum frequency
(Fmax) and the FPGA resource utilisation (in terms of DSP
blocks and logic slices) for the two implementations, as
shown in Table III. The benefits, or otherwise, of the overlay
approach are shown at the right of the table. Here we see
that for the 6 benchmarks, there is a resource penalty with
an average increase of 3.4× in the DSP usage and 32× in
the logic slice utilisation. The overlay shows an improvement
in the maximum frequency of 1.6× and in the PAR time
of 1250×. Additionally, there is a significant difference in
the configuration data sizes for the two implementations, and
hence the configuration time. The 8×8 overlay requires 1061
bytes of data to fully configure it, taking 42.4µs, while the
FPGA has a configuration data size of 4 Mbytes, taking
31.6 ms to configure. This represents an improvement in the
overlay configuration time of approximately 750×.
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TABLE III: Comparison of overlay implementations and direct FPGA implementations.
Benchmark Overlay implementations Direct FPGA implementations
name PAR time Fmax Resource PAR time Fmax Resource Resource Penalty Fmax PAR
(seconds) (MHz) (DSP — Slices) (seconds) (MHz) (DSP — Slices) (DSP — Slices) Improvement speedup
chebyshev(16) 0.2 300 128 — 12617 240 225 48 — 251 2.6× — 50× 1.3× 1200×
sgfilter(10) 0.29 300 128 — 12617 396 185 100— 797 1.2× — 15× 1.6× 1365×
mibench(7) 0.27 300 128 — 12617 245 230 21 — 403 6.0× — 31× 1.3× 907×
qspline(3) 0.17 300 128 — 12617 242 165 36 — 307 3.5× — 41× 1.8× 1423×
poly1(9) 0.18 300 128 — 12617 256 175 36 — 425 3.5× — 29× 1.7× 1422×
poly2(10) 0.23 300 128 — 12617 270 172 40 — 453 3.2× — 27× 1.7× 1173×
V. CONCLUSION AND FUTURE WORK
We have presented an approach for runtime compilation of
OpenCL kernels onto coarse-grained overlays for improving
accelerator design productivity. The methodology benefits
from the high level of abstraction afforded by using the
OpenCL programming model, while the mapping to overlays
offers fast compilation in the order of seconds, even on an em-
bedded processor. We demonstrate an end-to-end compilation
flow with resource aware mapping of kernels to the overlay.
Using a typical workstation, the overlay place and route is
≈1250 times faster than the FPGA place and route using
Vivado 2014.2. Furthermore, the overlay can be reconfigured
in less than 50µs using the OpenCL API. We successfully
installed the pocl infrastructure on the Zedboard to support
execution of OpenCL applications, and demonstrated place
and route onto the overlay running entirely on the Zynq.
However, the area overheads associated with the overlay are
significantly higher than for a direct FPGA implementation,
with an increase of 3.4× and 32× in DSP and logic slice
usage, respectively. We are currently examining techniques to
reduce the overlay resource penalty so that the full benefits of
on-demand OpenCL kernel source compilation can be realised.
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